

**ABSTRACT**

A method of programming a PMOS stacked gate memory cell is provided that utilizes the correlation between injection current and substrate current during the programming cycle to provide a feedback correction to the control gate of the memory cell to compensate for the  
5 negative potential shift on the floating gate as a result of its charging time.